FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4965 Discussions

questions about Cyclone V SOC dev kit HPS DDR3 DQ pins

Altera_Forum
Honored Contributor I
1,024 Views

Hello everyone,  

 

I have a question about the Cyclone V SOC dev kit schematic. On page 14 of C5_SOC_DEVKIT_D2.pdf, DQ pins of DDR3 seem all scrambled, like DQ0 of DDR3 is connected to HPS_DDR3_DQ2, DQ1 of DDR3 is connected to HPS_DDR3_DQ4. Is it supposed to be that way or it is just errors on the schematic? Could anybody here help me out please? 

 

Thanks a lot!! 

 

Eric
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
67 Views

Eric, 

Good question. I had to think about it for a bit until I realized that for data pins on a memory, the order doesn't matter. This is because you should read back the bits in the same order you wrote them, for a particular address. Hopefully that makes sense. So, they look scrambled but the choices were probably made to ease routing. Since the data bit ordering doesn't matter, choose what makes PCB trace routing the easiest for you. Make sense?
Reply