Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Honored Contributor I
974 Views

questions about Cyclone V SOC dev kit HPS DDR3 DQ pins

Hello everyone,  

 

I have a question about the Cyclone V SOC dev kit schematic. On page 14 of C5_SOC_DEVKIT_D2.pdf, DQ pins of DDR3 seem all scrambled, like DQ0 of DDR3 is connected to HPS_DDR3_DQ2, DQ1 of DDR3 is connected to HPS_DDR3_DQ4. Is it supposed to be that way or it is just errors on the schematic? Could anybody here help me out please? 

 

Thanks a lot!! 

 

Eric
Tags (3)
0 Kudos
1 Reply
Highlighted
Honored Contributor I
17 Views

Eric, 

Good question. I had to think about it for a bit until I realized that for data pins on a memory, the order doesn't matter. This is because you should read back the bits in the same order you wrote them, for a particular address. Hopefully that makes sense. So, they look scrambled but the choices were probably made to ease routing. Since the data bit ordering doesn't matter, choose what makes PCB trace routing the easiest for you. Make sense?
0 Kudos