FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5922 Discussions

schematics and layout guidelines for the eval kit of the EC2630QI

Altera_Forum
Honored Contributor II
‎02-05-2015 02:16 AM
1,246 Views

Im looking for the schematics for evb-ec2630qi (http://www.mouser.com/productdetail/enpirion/evb-ec2630qi/?qs=sgaepimzzmvcrsgomffep6905dcuu8ltd0wpwrrqg3u%3d) (Eval kit for the EC2630QI). I am hoping that there is footprint recommendation for this part too. It seems like EN5311QI, EN6347QI and EN23F2QI all have footprint recommendations and even a sample schematic but the EC2630QI doesn't. For instance the M/S only says" Master/Slave pin for clock synchronization. Logic low = Master.Logic high = Slave" in the description but it fails to provide the definition of Logic High and Low. Even the simplified circuit on Page 1 doesnt show the M/S connection. Please assist.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-19-2015 10:22 PM
285 Views

If you check out the data sheet here (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ds/ec2630qi_05996.pdf) , and look on page 12, you should see the recommended footprint.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.