FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5238 Discussions

stratix-10-dx-1sd280pt2f55-fpga-rev-a--v19.3b222-v1.0 pcie_ed will not complete required IP updated.

Lorne_K_Intel
Employee
167 Views

Platform Designer IP upgrade required for the pcie_ed, fails update.

 

 

 

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
145 Views

Hi ,

I feel like the issue you are similar to below link.

https://forums.intel.com/s/question/0D70P000006iS8l/enabling-intel-stratix-10-htile-and-ltileavalon-...

 

If it is similar to above issue, requesting to waiting for the future release of Quartus

Reply