Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
892 Views

termination of jtag signals

I am developing a development board for CPLD EPM7064S and will be using parallel cable to program the chip.As in byteblaster schematic,i have to use 74HC244 as level translator after 23 pin header so that it gives me 10 pin connection containing 4 jtag signal TCK,TMS,TDO and TDI. 

 

The confusion is about connecting these to CPLD.In some designs people have terminated all four using pull up resistors of 1k or 47k.....others have pulled up the three and pulled down the TCK....why is it so? what should i do as i have not studied standard jtag implementation. 

 

Kindly help
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
111 Views

Altera documentations (e.g.configuration handbook) is very clear in this respect. You should have a pull-down for TCK and pull-ups for the other signals.

Reply