FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.

termination of jtag signals

Honored Contributor II

I am developing a development board for CPLD EPM7064S and will be using parallel cable to program the chip.As in byteblaster schematic,i have to use 74HC244 as level translator after 23 pin header so that it gives me 10 pin connection containing 4 jtag signal TCK,TMS,TDO and TDI. 


The confusion is about connecting these to CPLD.In some designs people have terminated all four using pull up resistors of 1k or 47k.....others have pulled up the three and pulled down the TCK....why is it so? what should i do as i have not studied standard jtag implementation. 


Kindly help
0 Kudos
1 Reply
Honored Contributor II

Altera documentations (e.g.configuration handbook) is very clear in this respect. You should have a pull-down for TCK and pull-ups for the other signals.