Community
cancel
Showing results for 
Search instead for 
Did you mean: 
NGoud
Novice
509 Views

test bench for pcie to ethernet interface on cyclone V

if we want to write a test bench for pcie to ethernet interface on cyclone V then where should i start from. can some one help me out with the steps to be followed in quartus tool.

0 Kudos
5 Replies
Nathan_R_Intel
Employee
41 Views

Hie, For generating a test bench and running simulation, you may refer to the following how-to-video. However, this is for a simple counter. https://www.youtube.com/watch?v=qZNL1C0TwY8 For PCIe, you may refer to the PCIe user guide. (section 2.2) https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug_a10_pcie_avm... For Ethernet, you may refer to Ethernet user guide (section 1.3.2) https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20016.pdf Regards, Nathan
NGoud
Novice
41 Views

test bench using Qsys tool

Nathan_R_Intel
Employee
41 Views

Hie, My previous note shows how to generate test bench and running simulation. QSYS is a platform to connect the IP libraries offered in Quartus. Currently, we do not offer specific test bench as part of IP offerings in Qsys. Hence, you will need to create the test bench and add it to Qsys. You may refer to the following video to understand the Qsys as part of Quartus flow on how to add IP libraries. This will help you include the generated test bench as part of Qsys flow. https://www.youtube.com/watch?v=35vDSIS-LOI Regards, Nathan
NGoud
Novice
41 Views

Hey, thanks for the support. I just ​wanted to learn OVM and UVM for creating testbenches.

Can you share the link for online courses and any documentation if any for which, I would be very much thankful.

Nathan_R_Intel
Employee
41 Views

My apologies, but currently we do not have any online training covering lower level of creating test benches for FPGA interface usage. Regards, Nathan