timing constraint on DE2-115

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

timing constraint on DE2-115

866 Views

Hi group,

I am using DE2-115 and one D5M camera to build a small imaging system. I used the demo code from D5M CD and the system worked perfect. Then I extended the HSMC port on DE2-115 to 3 GPIO ports using H2G board from Terasic. I also changed the pin configuration of the design. Now I can still see the image from the camera, but it is shifting very slowly, where more and more right side of image shows up on the left side.

I am wondering if this is a timing constraint issue, because I only changed the pin configuration. And if so, what is a good starting point? Thanks very much!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.