- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
How to view the DE-2 50 MHz clock on the waveform of 16821 Agilent Logic Analyzer during the state-mode? I use assign statement to output the DE-2 board clock to the GPIO[0] pin. Then I connect the clk pin of logic analyzer pod to the GPIO[0] pin. The DE-2 board clock can be viewed in the logic analyzer waveform thru the clk pin of logic analyzer pod during the timing-mode however during the state-mode,the clk pin of the logic analyzer pod appears to be constantly zero. I hope you guys can help me on this. Regards, AishLink Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have experience only from Tektronics logic analyzer. But there are few idea is in my head.
Does the state mode need external clock or is it set to need external clk. I think timing-mode uses it's own internal clk.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
the state mode using the external clock i.e in this case, the DE2 board clock
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Do you have set clk trigger to both clock edges or can it be set this way?
Can you do this kind of test where are also 25 MHz clk in captured data? If input clk is 50 MHz then captured data should be like "01010101"
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page