we need a list of rules , how to design the connections (address,data,clk) on the printed board , between the Cyclone V and the DDR3. - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

we need a list of rules , how to design the connections (address,data,clk) on the printed board , between the Cyclone V and the DDR3.

329 Views

Link Copied

1 Reply

176 Views

Have you checked the support documents and board design guidelines?

https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-v/support.html

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/board-design-guidelines.html

Also, you can use the documentation from one of the dev kits as a starting point/guide:

https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cyclone-v-gx.html

#iwork4intel

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.