FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

we need a list of rules , how to design the connections (address,data,clk) on the printed board , between the Cyclone V and the DDR3.

MHar-
Beginner
289 Views
 
0 Kudos
1 Reply
sstrell
Honored Contributor III
136 Views
Reply