FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4965 Discussions

what pin to assign to node named "rzqin" in DDR3 interfacing using hard memory controller design targeted for cyclone V GT (5CGTFD9E5F35C7) development board?

SPraj4
Beginner
303 Views

No pin is name is given for this node(ZQ impedance calibration) in board reference manual, there is a dash against it as can be seen in below image,

yyyyyyyyy.JPG

below is my design:

zzzzzzzzzz.jpg

0 Kudos
2 Replies
sstrell
Honored Contributor III
126 Views

According to the board schematic on sheet 4 (https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cy...), it's AP19, but you don't need to make an assignment to it because it's hardened and connected to the RZQ resistor.

 

#iwork4intel

SPraj4
Beginner
126 Views

okay thank you.

Reply