FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5227 Discussions

what‘s’ the jitter of DDR2L/DDR3L reference clock?

TGao
Beginner
217 Views

Dear Sir/Madam

I'm choosing the Crystal oscillator for DDR(C10GX/CV)

could you help to confirm the jitter of the ddr2/3 reference clock?

Ted​

0 Kudos
3 Replies
NurAida_A_Intel
Employee
140 Views

Hi Ted,

 

Welcome to Intel Community.

 

In the EMIF handbook Vol. 2, below is the spec for PLL reference clock jitter:

The clock source of the PLL reference clock must meet or exceed the following jitter requirements:

  • 10ps peak to peak  or 1.42ps RMS at 1e-12 BER, 1.22ps at 1e-16 BER.

 

You may also refer to Cyclone 10 GX datasheet under section Table 43. Memory Output Clock Jitter Specifications for Intel Cyclone 10 GX Devices as shown below for more details. --> https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51002.p...

 

Jitter.PNG

 

 It is recommended to use the fastest possible PLL reference clock frequency because it leads to better jitter performance.

 

Hope this helps.

 

Thanks

 

Regards,

Aida

TGao
Beginner
140 Views
Hi Aida, Thanks for your help! Ted
NurAida_A_Intel
Employee
140 Views
Reply