The main objective of this document is to further assist ALTDQ_DQS2 users, especially when attempting to design and debug with this Megafunction. An example design (with simulation testbench and SDC file) targeting Stratix V, accompanied by a self-help document has been made available.
This document comprises of 3 sections:
1. Step-by-step instructions for creating a design using ALTDQ_DQS2 for Stratix V device, as well as necessary QII settings (through Assignment Editor, Pin Planner, Nativelink setup, etc.)
2. Understanding RTL Simulation Results section which may help users in RTL debugging while analyzing the signals
3. SDC Brief Walkthrough which helps elaborate the SDC constraints used in the example design.
Users are strongly encouraged to use this document together with the existing ALTDQ_DQS2 User Guide to enhance further understanding and knowledge in this topic.