cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Arria 10 EMIF Guidelines

Arria 10 EMIF Guidelines



Description

The following files assist users with the EMIF design process for Arria 10. Topics covered include: example design generation and simulation, timing closure considerations, fitter constraints, pin placement requirements, board design guidelines, and HPS EMIF.

Download Arria 10 EMIF Guidelines

Locate Example Design, Simulation, and Pin Guidelines under Device Selection and IP Generation > Generate EMIF IP

Locate HPS EMIF Design Guidelines under Device Selection and IP Generation > Additional Resources > HPS EMIF Guidelines

Locate Board Guidelines under Board Design and System-Level Timing Closure > Board Design > Board Design Guidelines

Locate Timing Closure Guidelines under Board Design and System-Level Timing Closure > Timing Check > Timing Closure Guidelines


Version history
Last update:
‎06-27-2019 11:40 AM
Updated by:
Contributors