Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
The following files assist users with the EMIF design process for Arria 10. Topics covered include: example design generation and simulation, timing closure considerations, fitter constraints, pin placement requirements, board design guidelines, and HPS EMIF.
Download Arria 10 EMIF Guidelines
Locate Example Design, Simulation, and Pin Guidelines under Device Selection and IP Generation > Generate EMIF IP
Locate HPS EMIF Design Guidelines under Device Selection and IP Generation > Additional Resources > HPS EMIF Guidelines
Locate Board Guidelines under Board Design and System-Level Timing Closure > Board Design > Board Design Guidelines
Locate Timing Closure Guidelines under Board Design and System-Level Timing Closure > Timing Check > Timing Closure Guidelines
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.