These are example designs of Autonomous HIP and CvP for Arria V GT FPGA Development Kit based on PCI Express Avalon-ST High-Performance Reference Design.
The configuration scheme is FPPx16.
These designs include Conversion Setup File (.cof) and tcl file for Convert Programming Files during full compilation.
Following items were changed:
For more complete information about compiler optimizations, see our Optimization Notice.