cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
834 Discussions

Autonomous HIP and CvP Example Designs for Arria V GT FPGA Development Kit

Autonomous HIP and CvP Example Designs for Arria V GT FPGA Development Kit



Description

These are example designs of Autonomous HIP and CvP for Arria V GT FPGA Development Kit based on PCI Express Avalon-ST High-Performance Reference Design



  • FPGA Designs
  • PCIe Gen1 x1 Avalon-ST64bit Autonomous mode
  • PCIe Gen1 x1 Avalon-ST64bit CvP Initialization mode
  • PCIe Gen1 x1 Avalon-ST64bit CvP Initialization and Update mode
  • PCIe Gen1 x1 Avalon-ST64bit CvP Update mode
  • PCIe Gen2 x4 Avalon-ST128bit Autonomous mode
  • PCIe Gen2 x4 Avalon-ST128bit CvP Initialization mode

The configuration scheme is FPPx16.

These designs include Conversion Setup File (.cof) and tcl file for Convert Programming Files during full compilation. 


  • MAX II System Controller

Following items were changed:

  • Added Flash Programming feature
  • CONF_DONE LED blinks when INIT_DONE
  • FPGA A LED turns on and off according to CVP_CONFDONE status


  • Hardware Setup
  • Set factory Default except for SW5.3
  • Set SW5.3 to "Off" to load user design
  • Program MAXII with attached MAXII design POF


Content


Version history
Last update:
‎06-21-2019 09:15 PM
Updated by:
Contributors