Showing results for 
Search instead for 
Did you mean: 
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Avalon-ST JTAG Interface PLI Simulation Mode

Avalon-ST JTAG Interface PLI Simulation Mode



0 / 5 (0 votes cast)

Supported Versions:

Altera Complete Design Suite v9.0


The attached user guide and TCL script will describe how to enable this beta feature.

This feature allows the user to send and receive bytestreams and commands with the Avalon-ST Jtag Interface and JTAG to Avalon Master bridge components, through System Console, while the system is being simulated in Modelsim. The PLI simulation mode is already built into the above two components, and, as such, the SOPC Builder system does not need to be changed to allow for testing in both simulation and in RTL.


Version history
Last update:
‎10-05-2022 10:59 AM
Updated by: