Constraining Edge Aligned Source Synch input interfaces in TimeQuest.
This document provides a simplified overview of how to constrain edge aligned source synchronous interfaces and then details on how these constraints are interpreted by by the TimeQuest timing analyzer.
A good reference for the constraining and analyzing of typical source synch input interfaces.
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.