Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
This is an example design of CvP for Arria 10 GX FPGA Development Kit.
The periphery configuration scheme is ASx4.
These designs include Conversion Setup File (.cof) and tcl file for Convert Programming Files during full compilation.
For more complete information about compiler optimizations, see our Optimization Notice.