Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Much of the device information used to drive timing triven and device specific optimization is data-driven from a an XML file quartus\dspba\devices\device.xml. The error relates to this file being not found. This may have arisen from a corrupt install or from inadvertantly deleting it. The suggested course of action would be to reinstall.
Much of the device information used to drive timing triven and device specific optimization is data-driven from a an XML file quartus\dspba\devices\device.xml. The error relates to a problem reading this file. This may have arisen from a corrupt install or from inadvertantly editing it. The suggested course of action would be to reinstall, or undo any user edits recently committed. Note that is it not recommended that users edit the device specification file.
Much of the device information used to drive timing triven and device specific optimization is data-driven from a an XML file quartus\dspba\devices\device.xml. The error relates to a problem finding the device specified by the device block within this devices.xml file. This may have arisen from a corrupt install or from inadvertantly editing it. The suggested course of action would be to reinstall, or undo any user edits recently committed to device.xml. Note that is it not recommended that users edit the device specification file.
Much of the device information used to drive timing triven and device specific optimization is data-driven from a an XML file quartus\dspba\devices\device.xml. The error relates to a problem finding the information for the speed grade / device combination specified by the device block within this devices.xml file. This may have arisen from a corrupt install or from inadvertantly editing it. The suggested course of action would be to reinstall, or undo any user edits recently committed to device.xml. Note that is it not recommended that users edit the device specification file. Alternatively try a different speed grade.
For a FIR filter of a given number of taps, there will be an expected number of coefficients specified. The relationship between coefficients specified and the number of taps varies according to whether the filter has symmetry (symmetric or anti-symmetric) or no symmetry. The error relates to finding a different number of coefficents that expected. Check that your filter size, symmetry type and coefficients are consistent for the FIR filters in the design.
The coefficient values specified for the filter are incompatible with the filter type specified. The inconsistency has to be corrected before simulation and generation can proceed.
The coefficient values specified for the filter are incompatible with the filter type specified. The inconsistency has to be corrected before simulation and generation can proceed.
The middle coefficient value specified for the filter is incompatible with the filter type specified. The inconsistency has to be corrected before simulation and generation can proceed.
The number of taps specified for the filter is incompatible with the filter type specified. The inconsistency has to be corrected before simulation and generation can proceed.
Must have more than one coefficient. Check the parameter definining the coefficients for the highlighted filter.
The interpolation factor for the highlighted filter is less than 1. Check the parameter definining the interpolation for the highlighted filter.
The decimation factor for the highlighted filter is less than 1. Check the parameter definining the decimation for the highlighted filter.
Here N > 64 is not supported. DSPBA can only generate filters up to 64th-band. In practice anything beyond around 7th band should be unnecessary.
The input data width is outside of the supported range. The suggested action is to use a Scale block to reduce the precision and bit width of the input data type.
The coefficient data width is outside of the supported range. The suggested action is to use a specify a reduced precision and bit width for the coefficients.
DSPBA only supports up to 256 channels per input wire or output wire (limited by the 8-bit Channel signal). If you have need for more than this many channels on a single wire, let Altera know.
The output width required for the highlighted filter is outside the supported range. Consider using a scale block to reduce the precision and bit width of the input data type, or specifing a reduced precision and bit width for the coefficients.
Interpolation and Decimation rates have to be co-prime - i.e. share no common factors. Check that this is the case for the highlighted filter.
Decimation of super-sample inputs is not currently supported.
This derives from the mathematics or FIR filters. The number of taps has to be increased to support the specified interpolation rate on the highlighted filter.
Check the parameterization of the highlighted FIR filter. For the parameters specified either the input or output data will be NULL.
Non-integer ratios of input sample rate to clock rate are not currently supported. Check the parameterization of the highlighted filter.
The coefficient values specified for the filter are incompatible with the filter type specified. The inconsistency has to be corrected before simulation and generation can proceed.
The named FIR filter block has more than the maximum number of coefficients. The number of coefficients for this filter has to be reduced before simulation and generation can continue.
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.