Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
This reference design implements the Mailbox Client Intel FPGA IP Core in Intel Agilex® FPGA. The Mailbox Client Intel FPGA IP is a bridge between a host and the Secure Device Manager(SDM). You use the Mailbox Client Intel FPGA IP to send commands and receive status from SDM peripheral clients. The Mailbox Client Intel FPGA IP is an Avalon MM slave component that must connect to an Avalon MM master. In this reference design, JTAG-to-Avalon Master acts as the host controller connecting to Mailbox Client Intel FPGA IP core. The JTAG-to-Avalon Master Bridge IP translates the commands from the System Console to the Avalon Memory-Mapped (Avalon MM) format that the Mailbox Client Intel FPGA IP requires. Mailbox Client Intel FPGA IP: drives commands and receives responses from the SDM.
The rsu1.tcl script provides examples of performing the available command functions supported by SDM. You can run the functions available in the rsu1.tcl script via the System Console of the Intel Quartus Prime software to perform the following operations,
- Read FPGA IDCODE
- Read FPGA CHIP ID
- QPSI flash access operations such as program QSPI flash with .rpd file.
- Remote System Update(RSU) operations, such as reading RSU status and trigger reconfiguration from the data source, which can be either an application image or a factory image.
The rsu1.tcl script can be downloaded from the link provided below.
The design example may be found in the Intel FPGA Design Store at https://fpgacloud.intel.com/devstore/platform/19.3.0/Pro/agilex-mailbox-client-intel-fpga-ip-core-design-exampleqspi-flash-access-and-remote-system-update/
The attached document "Agilex Mailbox Client Intel FPGA IP Core Design Example(QSPI flash Access and Remote System Update).pdf" provides more details on using the design example.
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.