Community
cancel
Showing results for 
Search instead for 
Did you mean: 

Design Example - SIII ALTMEMPHY RLDRAMII 300MHz x18- SIO

Design Example - SIII ALTMEMPHY RLDRAMII 300MHz x18- SIO

 

Last Major Update

Initial Release - November 18th 2010 - SIII ALTMEMPHY RLDRAMII 300MHz, 2 x18 devices, QuartusII v8.1

Design Overview

This design has two x18 RLDRAM II devices running at 300MHz on SIO. This design is used to migrate an RLDRAMII design from a SII to a SIII device.

Design Specifications

Design files are located here. 

The table below lists the specifications for this design:  

AttributeSpecifcation
Quartus versionQuartusII v8.1
FPGAEP3S150F1150
KitNA
Memory deviceRLDRAMII
Memory speed300MHz
Memory topologyTwo x18 devices
IP usedALTMEMPHY

 

Notes/Comments



Update History

  1. November 18th 2010 - SIII ALTMEMPHY RLDRAMII 300MHz, 2 x18 devices, QuartusII v8.1 

See Also

  1.   List of designs using Altera External Memory IP

 

External Links

  1. Altera's External Memory Interface Solutions Center
  2. Altera's External Memory Interface Handbook

 

Key Words

ALTMEMPHY, RLDRAMII, Design Example, External Memory, Stratix III, SIII

 

 

  

© 2010 Altera Corporation. The material in this wiki page or document is provided AS-IS and is not

supported by Altera Corporation. Use the material in this document at your own risk; it might be, for example, objectionable,

misleading or inaccurate.Retrieved from http://www.alterawiki.com/wiki/Altera_Wiki


Contents

 [hide


Version history
Revision #:
1 of 1
Last update:
‎06-25-2019 04:57 PM
Updated by:
 
Contributors