cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
834 Discussions

Design Example - SIV ALTMEMPHY DDR3 400MHz with debug toolkit

Design Example - SIV ALTMEMPHY DDR3 400MHz with debug toolkit



This design features a x64 DDR3 controller for the Stratix IV GX 230 development kit. The DDR3 controller is located on the bottom edge of the device and operates at 400MHz/800-Mbps. This example design uses the ALTMEMPHY megafunction-based DDR3 SDRAM high performance controller II MegaCore. In addition, it includes the integrated debug toolkit for analyzing calibration results. This timing closed design will help you learn how to implement and use the debug toolkit with ALTMEMPHY designs.

 

File:Ddr3.qar

Version history
Last update:
‎06-27-2019 04:11 PM
Updated by:
Contributors