Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
The Avalon Memory-Mapped (Avalon-MM) interface is a control-plane interface that can easily be mapped to most peripherals. It can range from an extremely simple localbus interface, to a complex pipelined interface, capable of handling variable latency burst transactions. This reference design of parameterizable IP blocks allows the Avalon-MM interface to be extended across a high-speed LVDS interface between a set of devices. This might be done for various reasons, such as to simply extend the control plane, or to expand the I/O interface of a device for lower-speed signals.
Avalon-MM via LVDS Block Diagram
This archive contains the parameterizable Qsys IP blocks, as well as an example reference design that interfaces the Cyclone V SoC and Max 10 FPGA Development Kits.
Keywords: IO expansion, I/O expansion, Avalon-MM, AVMM, LVDS
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.