JTAG Constraints file in Timing Analyzer Cookbook MNL-010135

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
363 Discussions

JTAG Constraints file in Timing Analyzer Cookbook MNL-010135

  • Description: This forum article is dedicated to help users that are trying to copy and paste Example 21: JTAG Signal Constraints from the Intel Quartus Prime Timing Analyzer Cookbook. 


  • This article refers to Example 21: JTAG Signal Constraints from the Intel Quartus Prime Timing Analyzer Cookbook, MNL-01035:

             https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbook.pdf


           -   Refer to the attached file jtag_constraints.sdc (rename from jtag_constraints.txt) and then can be referenced from the project qsf file.

               

set_global_assignment -name SDC_FILE jtag_constraints.sdc


       -    Remember to look at all sections that have “---customize here---” to change parameters based on location of the FPGA in the JTAG chain, JTAG speed, and board layout.

Attachments
0 Kudos
Version history
Last update:
‎06-17-2020 04:52 PM
Updated by:
Contributors

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.