cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
830 Discussions

JTAG Constraints file in Timing Analyzer Cookbook MNL-010135

  • Description: This forum article is dedicated to help users that are trying to copy and paste Example 21: JTAG Signal Constraints from the Intel Quartus Prime Timing Analyzer Cookbook. 


  • This article refers to Example 21: JTAG Signal Constraints from the Intel Quartus Prime Timing Analyzer Cookbook, MNL-01035:

             https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo...


           -   Refer to the attached file jtag_constraints.sdc (rename from jtag_constraints.txt) and then can be referenced from the project qsf file.

               

set_global_assignment -name SDC_FILE jtag_constraints.sdc


       -    Remember to look at all sections that have “---customize here---” to change parameters based on location of the FPGA in the JTAG chain, JTAG speed, and board layout.

Attachments
Version history
Revision #:
1 of 1
Last update:
‎06-17-2020 04:52 PM
Updated by:
 
Contributors