Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
- Refer to the attached file jtag_constraints.sdc (rename from jtag_constraints.txt) and then can be referenced from the project qsf file.
set_global_assignment -name SDC_FILE jtag_constraints.sdc
- Remember to look at all sections that have “---customize here---” to change parameters based on location of the FPGA in the JTAG chain, JTAG speed, and board layout.
For more complete information about compiler optimizations, see our Optimization Notice.