cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

List of designs using Altera External Memory IP

List of designs using Altera External Memory IP



Designs by FPGA Family

Stratix V


Stratix IV

 


Stratix III


Stratix / Stratix II


Arria 10


Arria V


Arria II



Arria I

 


Cyclone V

 


Cyclone IV

 


Cyclone III

 


Cyclone / Cyclone II

 

 


Max 10


DDR3

DDR2


DDR

 

LPDDR2


QDR / QDRII / QDRII+

 

RLDRAM / RLDRAMII

 

See Also


External Links

  1. Altera's External Memory Interface Solutions Center
  2. Altera's External Memory Interface Handbook


 

Key Words

UniPHY, HPCII, HPCI, HPC, High Performance Controller, AltMemPHY, DDR3, DDR2, DDR, QDR, QDRII, QDRII+, RLDRAM, RLDRAMII, Reference Design, Design Example, External Memory, EMI, EMIF, Qsys, HMC

 

 

  

© 2010 Altera Corporation. The material in this wiki page or document is provided AS-IS and is not

supported by Altera Corporation. Use the material in this document at your own risk; it might be, for example, objectionable,

misleading or inaccurate.Retrieved from http://www.alterawiki.com/wiki/Altera_Wiki

Version history
Last update:
‎06-24-2019 08:48 PM
Updated by:
Contributors