Showing results for 
Search instead for 
Did you mean: 
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.



Arria 10 LVDS (Unofficial)

How to use Arria 10 LVDS SERDES to validate your pinout.

This document will explain how to connect the Arria 10 Altera SERDES IP (Receiver and Transmitter) in external PLL mode for a datarate of 1250Mbps and an input clock frequency of 125MHz.

File:A10 LVDS SERDES.doc

File:A10 lvds ext pll rx tx.qar

© 2013 Altera Corporation. The material in this wiki page or document is provided AS-IS and is not

supported by Altera Corporation. Use the material in this document at your own risk; it might be, for example, objectionable,

misleading or inaccurate.Retrieved from

Version history
Last update:
‎06-25-2019 11:42 PM
Updated by: