Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
This page is dedicated towards providing an example Arria 10 design that maps SRL elements into registers, MLABs, or Block RAMs.
Arria 10 design example mapping SRL elements is found below. The qar file was created using Quartus version 14.0a10.
For more complete information about compiler optimizations, see our Optimization Notice.