cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
834 Discussions

Mapping SRLs to registers, MLABs, or Block RAMs Arria 10 Example

Mapping SRLs to registers, MLABs, or Block RAMs Arria 10 Example

This page is dedicated towards providing an example Arria 10 design that maps SRL elements into registers, MLABs, or Block RAMs.

https://community.intel.com/t5/FPGA-Wiki/Mapping-SRLs-to-registers-MLABs-or-Block-RAMs/ta-p/735754

Arria 10 design example mapping SRL elements is found below. The qar file was created using Quartus version 14.0a10.

File:A10 SRL.qar

Version history
Last update:
‎07-10-2020 07:23 AM
Updated by: