cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Nios II Stratix II 2s60

Nios II Stratix II 2s60




This page provide the example designs in verilog and vhdl for niosII_stratixII_2s60.

verilog:

The example design that in the nios2eds\examples\verilog\niosII_stratixII_2s60 are fast, full_featured, small and standard design.


vhdl:

The example design that in the nios2eds\examples\vhdl\niosII_stratixII_2s60 are fast, full_featured, small and standard design.

Please refer to NiosII StratixII 2s60 RoHS and NiosII stratixII 2s60ES pages for the verilog and vhdl example designs.

Version history
Last update:
‎06-25-2019 10:01 PM
Updated by:
Contributors