cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

NiosII stratixII 2s60 RoHS

NiosII stratixII 2s60 RoHS



This page provide the example designs in verilog and vhdl for niosII_stratixII_2s60_RoHS.

verilog:

The example design that in the nios2eds\examples\verilog\niosII_stratixII_2s60_RoHS are fast, full_featured, small, standard and TSE_SGDMA design.


vhdl:

The example design that in the nios2eds\examples\vhdl\niosII_stratixII_2s60_RoHS are fast, full_featured, small, standard and TSE_SGDMA design.

Please refer to NiosII StratixII 2s60and  pages for the verilog and vhdl example designs.

Version history
Last update:
‎06-25-2019 10:06 PM
Updated by:
Contributors