Quick Start Guide for SoC

This guide will provide you with a step-by-step introduction on how to build your own FPGA design, compile, run, and debug the SW contained in the ARM core of the FPGA. It utilizes the bare metal HW Libs example design as a case for demonstrating single-step, cross-triggering between DS-5 and SignalTap, and trace. Although this example utilizes bare metal, it can quite easily be extended to any OS as well, such as Yocto Linux.

[Quick Start Guide for SoC - ver 1.0

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.