cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

RapidIO Example Design

RapidIO Example Design



This example is RapidIO in Qsys to show how easy to build RapidIO system in Embedded system build tool, Qsys. User can build RapidIO system in a day without writing a lot of complicated connections. Overview 

To use the supplied design example, you will need a Cyclone V GX development kit, an Arria V starter kit or a Stratix V development kit. 

Block Diagram

 RapidioDE.png (Click here for image)

Download

RapidIO I IP 

Cyclone V GX (2.5Gbps x1 lane) Quartus II ver13.0sp1 

Arria V GX (2.5Gbps x1 lane) Quartus II ver13.1 

Stratix V GX (2.5Gbps x1 lane) Quartus II ver13.1 

RapidIO II IP 

Cyclone V GX (3.125Gbps x1 lane) Quartus II ver13.1: 

Arria V GX (3.125Gbps x1 lane) Quartus II ver13.1 

Stratix V GX (3.125Gbps x1 lane) Quartus II ver13.1 

Disclaimer

© 2013 Altera Corporation. The material in this wiki page or document is provided AS-IS and is not supported by Altera Corporation. Use the material in this document at your own risk; it might be, for example, objectionable, misleading or inaccurate.

Version history
Last update:
‎06-27-2019 01:07 AM
Updated by:
Contributors