Showing results for 
Search instead for 
Did you mean: 
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Reading EDCRC EMR with User Logic Reference Design

Reading EDCRC EMR with User Logic Reference Design

This reference design accompanies Application Note AN539. It shows how to read the Error Message Register (EMR) via user logic. The EMR contains information regarding Error Detection CRC (EDCRC) errors found during a scan of the FPGA's configuration RAM (CRAM).

The reference design was developed on the Stratix V GX Devevelopment Kit. It uses the Stratix V internal oscillator to clock the control block. No device pins are used in this design; signals are observed using the Quartus II Signal Tap tool (configured with the file stp1.stp). Use Signaltap to observe internal signal activity after injecting a fault to the fault injection register as described in Application Note AN539.

Download Reference Design

Version history
Last update:
‎06-26-2019 10:19 PM
Updated by: