cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
834 Discussions

Scalable LL Ethernet 10G MAC with 1588 using 1G/10G PHY Design Example

Scalable LL Ethernet 10G MAC with 1588 using 1G/10G PHY Design Example



This is a demo design that demonstrates the functionality of the Altera Low Latency Ethernet 10G MAC IP with 1588 using 1G/10G BASE-KR PHY which is able to support up to 12 channels for 10M/100M/1G/10G speed. For the detail information, please refer :

AN 701 App note: http://www.altera.com/literature/an/an701.pdf

Design : https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/an/ll-ethernet-10g-a10-...

Note:From Quartus ACDS v15.1 and onwards, user can auto-generate the scalable design from the IP catalog during the instantiation of the "Low Latency Ethernet 10G MAC" IP.


Version history
Last update:
‎06-26-2019 09:08 PM
Updated by:
Contributors