Showing results for 
Search instead for 
Did you mean: 
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
834 Discussions

Software Design Example for Configuration via Avalon-ST (AVST)

In this design, we demonstrate how to configure the Stratix 10 FPGA using embedded software for the microprocessor. To illustrate the example, we use the Nios II processor as the host to perform the Stratix 10 configuration. This design is based on the Intel Stratix 10 SoC FPGA development kit. The Nios II processor that we use is programmed onto the MAX10 device on the board, in which it serves as a system controller for the development kit. Nios II reads the Stratix 10 configuration image from the flash and sends to the Stratix 10 via the AVST x16 interface. This software example is written for the Nios II processor; however, it should be portable to other microprocessor architecture by modifying the source codes.

The design example can be found on the Intel FPGA Design Store at

Version history
Last update:
‎08-17-2020 03:17 PM
Updated by: