cancel
Showing results for 
Search instead for 
Did you mean: 
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

The Quartus II Fitter and Seed Sweeps

The Quartus II Fitter and Seed Sweeps



This document describes the solution space when fitting FPGAs and how the Quartus II fitter works inside that solution space. It hopefully explains some of the reasons for variance from compile to compile. From there it describes what a seed is, and how to do seed sweeps using the Design Space Explorer.  

File:FittingAlgorithms and SeedSweeps.pdf

For the most part, this document is mean to be informational. I plan on adding a follow-up document that is instructional for doing high-level optimizations using Incremental Compilation, LogicLock and advanced design analysis.

A thread on the forum for discussion is here:

http://www.alteraforum.com/forum/showthread.php?p=132956#post132956


Version history
Last update:
‎06-26-2019 12:23 AM
Updated by:
Contributors