Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
The minimum period allowable for the SDC create_clock constraint is 465.66Hz =2147483ns.
Even if the set_time_format -unit us is used, the slowest clock allowable is still 465.66Hz.
create_clock -name clk_test -period 2147483
Specifying -waveform may not work as expected. If not specified, the duty cycle will be calculated as 1/2 in Timequest.
The minimum period allowable applies for both Quartus Prime Standard Timequest and Quartus Prime Pro Timequest.
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.