Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Transceiver Toolkit
Transceiver Toolkit
Transceiver Toolkit Designs (Unofficial)
Stratix V Toolkit Designs Compiled With QII 14.0
Arria V GZ Toolkit Design Compiled With QII 14.0
Enabling Transceiver Toolkit for EyeQ Access on PCIe Links
Toolkit Designs with a Twist
How to use the Transceiver Toolkit to generate step and impulse response waveforms to aid channel analysis
You can use the Altera Transceiver Toolkit designs to aid transceiver channel step and impulse response analysis by modifying the pattern generator file to transmit alternative low-frequency and high-frequency patterns
Replacing the standard high-frequency 0xAAAAAAAA test pattern with 0x80000000 generates a single bit impulse. Replacing the standard low-frequency 0xF0F0F0F0 test pattern with 0xFFFF0000 generates an ultra-low-frequency clock transmission which is similar to a step response.
You can edit any example Transceiver Toolkit design in the following way.
- Configure The Transceiver Toolkit for your desired number of channels and datarate using the standard documented methods
- Generate the QSYS environment
- Go to the “Generate” tab in QSYS and un-tick the “Create HDL design files for synthesis” option. This is required to stop QSYS overwriting the next step. Close QSYS
- Replace the “altera_avalon_data_pattern_generator.v” file in the “<Project_Name>\gx_link_test_system\synthesis\submodules” folder with this file.
- From the Quartus II software menu, go to “Project > Add/Remove Files in Project”, and remove the <Project_Name).qsys file from the files list.
- Add the <Project_Name>.qip file to the Files list
- Compile the project, program the device, and run the Transceiver Toolkit as normal.
- To run the impulse response, you should select the High-Frequency Tx test pattern. To run the step response, you should select the Low-Frequency Tx test pattern.
Modular Toolkit Designs
ATX_x1, ATX_x6, ATX_x12, ATX_x18, CMU_x1, CMU_x4, CMU_x5, CMU_x4_Bonded_xN
The full design has not been tested in hardware but individual modules have been tested in smaller d...You can download the example design here.
ATX_x1, ATX_x6, ATX_x12, ATX_x18, CMU_x1, CMU_x4, CMU_x5
However, only the ATX_x1 and ATX_x6 modules are enabled in the top level QSYS file.
The design has been tested in hardware.You can download the example design here.[1]
Older Toolkit Designs
Stratix V, 4 channel, 10.3125Gbps, CMU clocked, xN line bonded design with Quartus II 12.0
Stratix V, 5 channel, 10.3125Gbps, CMU clocked, using multiple PHY instances with Quartus II 12.0
Stratix V, 5 channel, 10.3125Gbps, CMU clocked, using a single PHY instance with Quartus II 12.0
Stratix V, 6 channel, 10.3125Gbps, ATX clocked, using multiple PHY instances with Quartus II 12.0
Stratix V, 6 channel, 10.3125Gbps, ATX clocked, using a single PHY instance with Quartus II 12.0
Stratix V, 11 channel, 10.3125Gbps, ATX clocked, using a single PHY instance with Quartus II 12.0
Stratix V, 12 channel, 10.3125Gbps, ATX clocked, using a single PHY instance with Quartus II 12.0
Stratix V, 18 channel, 10.3125Gbps, ATX clocked, using multiple PHY instances with Quartus II 12.0
Arria V GX, 1 channel design with QII 12.0
For more complete information about compiler optimizations, see our Optimization Notice.