Showing results for 
Search instead for 
Did you mean: 
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Wireless Baseband

Wireless Baseband

This design interfaces to a SRIO backplane that attaches several different baseband processing cards together. Its designed to convert the signals from a remote radio head into digital signals to be transmitted through the cellular backhaul: f/f7/Wireless.JPG

Both resource utilization and frequency of 245MHz were input into the Arria V PowerPlay Early Power Estimator. Design specifications for this Arria V FPGA implementation are as follows:

Resource TypeApproximate Count
Logic260 K LUTs
Flip Flops211 K
Memory8 Mbits
DSP Blocks100 blocks in 18bit full precision
IO157 IO
Transceivers20 SRIO
1 PCIe

This wireless baseband system would actually sit in a rack, and therefore, a Commercial temperature grade would be the correct temperature grade to estimate power consumption. In our example, we’ve opted to show our worst case power by forcing the junction temperature to 85C, the maximum allowed in the Commercial speed grade without any airflow or heatsink. In reality, this design would have at least airflow for active cooling and possibly even a heatsink. Changing these operating conditions usually impacts the total power consumption.

Download the ArriaV EPE and try out the changes for yourself!

Enter to win an Arria V FPGA Development Kit by submitting your Arria V PowerPlay Early Power Estimator!

Version history
Last update:
‎06-26-2019 02:39 PM
Updated by: