Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Icon | Title | Posts | Recent Message Time Column |
---|---|---|---|
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
| 97553 Posts | 10-30-2024 07:36 AM | |
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
| 29683 Posts | 10-30-2024 09:27 AM | |
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
| 28406 Posts | 10-30-2024 01:47 AM | |
Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
| 5061 Posts | 10-26-2024 05:39 AM | |
Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
| 2620 Posts | 10-29-2024 10:14 PM | |
Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
| 53206 Posts | 10-29-2024 11:11 PM | |
Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
| 2699 Posts | 10-30-2024 01:49 AM | |
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
| 84406 Posts | 10-30-2024 07:56 AM | |
Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
| 3814 Posts | 10-30-2024 01:43 AM | |
Intel® FPGA Software Installation & Licensing
Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.
| 6207 Posts | 10-30-2024 12:26 AM | |
FPGA Wiki
Welcome to the Intel FPGA Wiki
| 364 Posts | 11-03-2022 01:29 PM |
0 | 0 | |||
by Samuel6 New User in Intel® Quartus® Prime Software 10-30-2024 0 0 | 0 | 0 | ||
0 | 0 | |||
by esantana Beginner in Intel® Quartus® Prime Software 10-30-2024 0 0 | 0 | 0 | ||
by Chris039 Novice in Intel® SoC FPGA Embedded Development Suite 10-30-2024 0 0 | 0 | 0 | ||
by Chris039 Novice in FPGA, SoC, And CPLD Boards And Kits 10-30-2024 0 0 | 0 | 0 | ||
by dgaranda Beginner in Intel® High Level Design 10-30-2024 0 3 | 0 | 3 | ||
by AnttiLukats Novice in FPGA, SoC, And CPLD Boards And Kits 10-30-2024 0 6 | 0 | 6 | ||
by justj Beginner in FPGA Intellectual Property 10-30-2024 0 1 | 0 | 1 | ||
0 | 7 | |||
0 | 2 | |||
0 | 4 | |||
by CAlex New Contributor II in FPGA, SoC, And CPLD Boards And Kits 10-30-2024 0 1 | 0 | 1 | ||
by pknbanzai Beginner in FPGA, SoC, And CPLD Boards And Kits 10-30-2024 0 2 | 0 | 2 | ||
by risic2024 Novice in Programmable Devices 10-29-2024 0 9 | 0 | 9 |
On-Chip Memory Read/Write Issue by greenlantern01 10-24-2024 0 13 |
Advice on CNN inference on Agilex 7 using oneAPI by Björne2 10-22-2024 0 12 |
Unable to generate output for 32bit real and imaginary data in hardware implementation for Agilex 7 by Vandana_GS 10-28-2024 0 11 |
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.