FPGA

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

52203 Posts

Intel® SoC FPGA Embedded Development Suite

Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems

2281 Posts

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

80074 Posts

Intel® High Level Design

Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

3272 Posts

Intel® FPGA Software Installation & Licensing

Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.

5244 Posts

Accelerate your distributed workforce with Intel vPro and VMware Workspace ONE

by in

Intel® Arc™ Game On Driver Released for Madden NFL 23* and Saints Row* With Arc Control Support

by in

Chips & Salsa Episode 14: Intel STORM Team: SPEAR

by in

All Blogs

Popular Discussions

Kernel restart issue while trying to read or write from the address space of hps2fpga and lwhps2fpga

0 20

HardSigmoid and Intel FPGA AI suite

0 15

The clock source of the cycloneVsoc board and its settings

0 15

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

	CycloneVsoc : How to use AMP mode by CAlex New Contributor II in FPGA, SoC, And CPLD Boards And Kits 10-01-2023 0 1	0	1
	Error launching Questa by TRoa Novice in Intel® FPGA Software Installation & Licensing 10-01-2023 0 0	0	0
	Intel® SoC FPGA Bare-metal Developer Center by Tarun-fiction New User in Programmable Devices 10-01-2023 0 0	0	0
	SignalTab Crashes in Quartus Prime Pro 21.4 by YousefSherif New User in Intel® Quartus® Prime Software 10-01-2023 0 0	0	0
	DL models on FPGA with OpenVINO by vinmor Beginner in Application Acceleration With FPGAs 10-01-2023 0 4	0	4
	How to generate the niosv_g in batch? by zener New Contributor I in Nios® V/II Embedded Design Suite (EDS) 09-30-2023 0 0	0	0
	Internal Error: Sub-system: DSPF, File: /quartus/h/shm_mdb_sys.h, Line: 468 by zener New Contributor I in Intel® Quartus® Prime Software 09-30-2023 0 0	0	0
	Error with "quartus_sh" command after interface planner by Junyong Beginner in FPGA, SoC, And CPLD Boards And Kits 09-30-2023 0 5	0	5
	jtag id issue by Junyong Beginner in FPGA, SoC, And CPLD Boards And Kits 09-30-2023 0 4	0	4
	Linux not Booting on custom Intel Cyclone V board by akashgupta Beginner in Programmable Devices 09-30-2023 0 5	0	5
	Memory Conflicts in onchip ram by ggxnd Beginner in Intel® High Level Design 09-29-2023 0 11	0	11
	Altera USB blaster device error by naugler Beginner in Programmable Devices 09-29-2023 0 3	0	3
	Altera USB Blaster (usb-0) by mahi_72931 Novice in FPGA, SoC, And CPLD Boards And Kits 09-29-2023 0 7	0	7
	Cyclone 10 GX FPGA Configuration Error by KeeganJ Novice in Programmable Devices 09-29-2023 0 0	0	0
	QUESTA - Commands for profiling and save the configuration by Useral98 Beginner in Intel® Quartus® Prime Software 09-29-2023 0 0	0	0

FPGA

Forums

Programmable Devices

FPGA Intellectual Property

FPGA, SoC, And CPLD Boards And Kits

Intel® FPGA University Program

Application Acceleration With FPGAs

Nios® V/II Embedded Design Suite (EDS)

Intel® SoC FPGA Embedded Development Suite

Intel® Quartus® Prime Software

Intel® High Level Design

Intel® FPGA Software Installation & Licensing

FPGA Wiki

CycloneVsoc : How to use AMP mode

Error launching Questa

Intel® SoC FPGA Bare-metal Developer Center

SignalTab Crashes in Quartus Prime Pro 21.4

DL models on FPGA with OpenVINO

How to generate the niosv_g in batch?

Internal Error: Sub-system: DSPF, File: /quartus/h/shm_mdb_sys.h, Line: 468

Error with "quartus_sh" command after interface planner

jtag id issue

Linux not Booting on custom Intel Cyclone V board

Memory Conflicts in onchip ram

Altera USB blaster device error

Altera USB Blaster (usb-0)

Cyclone 10 GX FPGA Configuration Error

QUESTA - Commands for profiling and save the configuration

Featured Content

Accelerate your distributed workforce with Intel vPro and VMware Workspace ONE

Intel® Arc™ Game On Driver Released for Madden NFL 23* and Saints Row* With Arc Control Support

Chips & Salsa Episode 14: Intel STORM Team: SPEAR

Kernel restart issue while trying to read or write from the address space of hps2fpga and lwhps2fpga

HardSigmoid and Intel FPGA AI suite

The clock source of the cycloneVsoc board and its settings