Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Icon | Title | Posts | Recent Message Time Column![]() |
---|---|---|---|
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
| 96216 Posts | 06-28-2024 09:33 PM | |
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
| 29259 Posts | 06-28-2024 10:19 AM | |
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
| 27733 Posts | 06-28-2024 09:31 PM | |
Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
| 4989 Posts | 06-12-2024 09:06 AM | |
Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
| 2557 Posts | 06-25-2024 10:32 PM | |
Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
| 52935 Posts | 06-28-2024 08:22 AM | |
Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
| 2599 Posts | 06-27-2024 08:55 PM | |
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
| 83335 Posts | 06-28-2024 09:15 AM | |
Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
| 3644 Posts | 06-26-2024 05:01 AM | |
Intel® FPGA Software Installation & Licensing
Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.
| 5855 Posts | 06-27-2024 05:27 PM | |
FPGA Wiki
Welcome to the Intel FPGA Wiki
| 364 Posts | 11-03-2022 01:29 PM |
by Jojo_Schwarm Beginner in Programmable Devices 06-28-2024 1 1 | 1 | 1 | ||
1 | 1 | |||
0 | 2 | |||
0 | 1 | |||
0 | 8 | |||
by oneSystem Beginner in Programmable Devices 06-28-2024 0 6 | 0 | 6 | ||
by Altera_Forum Honored Contributor II in Intel® Quartus® Prime Software 06-28-2024 0 6 | 0 | 6 | ||
by kyeh Beginner in Nios® V/II Embedded Design Suite (EDS) 06-28-2024 0 3 | 0 | 3 | ||
by ryangjoraas Beginner in Intel® Quartus® Prime Software 06-28-2024 0 0 | 0 | 0 | ||
by cjamcki Beginner in Programmable Devices 06-28-2024 0 12 | 0 | 12 | ||
by SERMASWATHIKA New Contributor I in FPGA Intellectual Property 06-28-2024 0 6 | 0 | 6 | ||
0 | 0 | |||
by VCk00 Beginner in Intel® Quartus® Prime Software 06-28-2024 0 1 | 0 | 1 | ||
0 | 0 | |||
by Spark_Wang Beginner in FPGA Intellectual Property 06-28-2024 0 2 | 0 | 2 |
Quartus II 13 crash by Lili_7 06-24-2024 0 13 |
Quartus by UMall1 06-27-2024 0 13 |
MAX10DD devices seem to not support ADC Blocks ?!? by cjamcki 06-28-2024 0 12 |
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.