FPGA

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

52336 Posts

Intel® SoC FPGA Embedded Development Suite

Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems

2380 Posts

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

80746 Posts

Intel® High Level Design

Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

3342 Posts

Intel® FPGA Software Installation & Licensing

Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.

5402 Posts

Accelerate your distributed workforce with Intel vPro and VMware Workspace ONE

by in

Intel® Arc™ Game On Driver Released for Madden NFL 23* and Saints Row* With Arc Control Support

by in

Chips & Salsa Episode 14: Intel STORM Team: SPEAR

by in

All Blogs

Popular Discussions

Programming Altera Max EPM3256AQC208-10N PQFP-208

0 25

Debugger wont connect to NIOS II hello world on Cyclone GX development board

0 19

Intel FPGA AI Suite Inference Engine

0 11

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

	De2-115 remove the default project by mitsvoid Beginner in Intel® FPGA University Program 12-02-2023 0 3	0	3
	How to use OpenVino to recognize Intel Agilex® 7 Device by YawenLi Beginner in Application Acceleration With FPGAs 12-02-2023 0 6	0	6
	eSPI agent core, memory write and memory read access by Theja Beginner in FPGA Intellectual Property 12-02-2023 0 6	0	6
	[Agilex}:Issue with Ping Command on I210-T1 Ethernet Server Adapter by raju1421 New Contributor I in FPGA, SoC, And CPLD Boards And Kits 12-02-2023 0 7	0	7
	how to simulate an example design PCIe in Questa 23.2 by aidab Beginner in FPGA Intellectual Property 12-02-2023 0 4	0	4
	Problem in Quartus Prime I++ HLS Compiling "The command line is too long." by Beginer87 Beginner in Intel® Quartus® Prime Software 12-01-2023 0 2	0	2
	TTK failed reading from PHY slave by Vamsi_21 New Contributor I in FPGA Intellectual Property 12-01-2023 0 9	0	9
	Hardware Design by MATRIX7878 New Contributor I in Programmable Devices 12-01-2023 0 0	0	0
	Setting Up Intel Cyclone 10 GX FPGA for Host->FPGA->Laptop Communication by rogerrabbit Beginner in FPGA, SoC, And CPLD Boards And Kits 12-01-2023 0 0	0	0
	Avalon-MM to PCIe address translation table settings by BobSD Beginner in FPGA Intellectual Property 12-01-2023 0 1	0	1
	PLL constraint issues by GreenLantern Beginner in Intel® Quartus® Prime Software 12-01-2023 0 0	0	0
	Trying to recompile sim libraries for MAX 10 under quartus 21.1 by roboknave Novice in Intel® Quartus® Prime Software 12-01-2023 0 13	0	13
	"Quartus Prime Pro Edition compilation directory structure" message in Quartus Prime Std by mark-blackburn-bakerh Beginner in Programmable Devices 12-01-2023 0 3	0	3
	FPGA Failure by JunL Beginner in Programmable Devices 12-01-2023 0 6	0	6
	DDR3 SDRAM Controller with Uniphy intel FPGA IP 22.1 failed by anhnidnahp Beginner in Intel® Quartus® Prime Software 12-01-2023 0 6	0	6

FPGA

Forums

Programmable Devices

FPGA Intellectual Property

FPGA, SoC, And CPLD Boards And Kits

Intel® FPGA University Program

Application Acceleration With FPGAs

Nios® V/II Embedded Design Suite (EDS)

Intel® SoC FPGA Embedded Development Suite

Intel® Quartus® Prime Software

Intel® High Level Design

Intel® FPGA Software Installation & Licensing

FPGA Wiki

De2-115 remove the default project

How to use OpenVino to recognize Intel Agilex® 7 Device

eSPI agent core, memory write and memory read access

[Agilex}:Issue with Ping Command on I210-T1 Ethernet Server Adapter

how to simulate an example design PCIe in Questa 23.2

Problem in Quartus Prime I++ HLS Compiling "The command line is too long."

TTK failed reading from PHY slave

Hardware Design

Setting Up Intel Cyclone 10 GX FPGA for Host->FPGA->Laptop Communication

Avalon-MM to PCIe address translation table settings

PLL constraint issues

Trying to recompile sim libraries for MAX 10 under quartus 21.1

"Quartus Prime Pro Edition compilation directory structure" message in Quartus Prime Std

FPGA Failure

DDR3 SDRAM Controller with Uniphy intel FPGA IP 22.1 failed

Featured Content

Accelerate your distributed workforce with Intel vPro and VMware Workspace ONE

Intel® Arc™ Game On Driver Released for Madden NFL 23* and Saints Row* With Arc Control Support

Chips & Salsa Episode 14: Intel STORM Team: SPEAR

Programming Altera Max EPM3256AQC208-10N PQFP-208

Debugger wont connect to NIOS II hello world on Cyclone GX development board

Intel FPGA AI Suite Inference Engine