Operazione riuscita! Iscrizione aggiunta.
Operazione riuscita! Iscrizione eliminata.
Spiacenti, è necessaria una verifica per completare questa azione. Fai clic sul link di verifica nella tua e-mail. Puoi rinviare tramite il tuo profilo.
Icona | Titolo | Messaggi | Recent Message Time Column![]() |
---|---|---|---|
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
| 86133 Post | 08-09-2022 07:38 PM | |
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
| 26085 Post | 08-09-2022 10:03 AM | |
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
| 22828 Post | 08-09-2022 07:19 PM | |
Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
| 4478 Post | 08-07-2022 06:18 PM | |
Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
| 2044 Post | 07-26-2022 07:18 PM | |
Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
| 51352 Post | 08-09-2022 05:23 AM | |
Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
| 1430 Post | 08-09-2022 02:49 AM | |
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
| 74765 Post | 08-09-2022 07:15 PM | |
Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
| 2608 Post | 08-09-2022 02:39 PM | |
Intel® FPGA Software Installation & Licensing
Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.
| 4160 Post | 08-09-2022 05:59 AM | |
FPGA Wiki | 833 Post | 01-20-2022 04:18 PM |
da Mohammed_Lami Principiante in Programmable Devices 08-09-2022 0 14 | 0 | 14 | ||
da Duraivel Principiante in Programmable Devices 08-09-2022 0 2 | 0 | 2 | ||
da symmt Dipendente in FPGA, SoC, And CPLD Boards And Kits 08-09-2022 0 2 | 0 | 2 | ||
da Francisca Principiante in Intel® Quartus® Prime Software 08-09-2022 0 1 | 0 | 1 | ||
da yss1 Principiante in Programmable Devices 08-09-2022 0 0 | 0 | 0 | ||
da Junmo Principiante in Intel® Quartus® Prime Software 08-09-2022 0 8 | 0 | 8 | ||
da swm Nuovo utente in Intel® Quartus® Prime Software 08-09-2022 0 1 | 0 | 1 | ||
da ArjunTechM Principiante in FPGA, SoC, And CPLD Boards And Kits 08-09-2022 0 3 | 0 | 3 | ||
da arnoecho Principiante in Intel® High Level Design 08-09-2022 0 2 | 0 | 2 | ||
da alan_r Principiante in Intel® Quartus® Prime Software 08-09-2022 0 5 | 0 | 5 | ||
da Altera_Forum Collaboratore onorario II in FPGA, SoC, And CPLD Boards And Kits 08-09-2022 0 3 | 0 | 3 | ||
da fgfasfafgfdhagdszfea Nuovo utente in Programmable Devices 08-09-2022 0 6 | 0 | 6 | ||
da ArjunGoel Principiante in Programmable Devices 08-09-2022 0 3 | 0 | 3 | ||
da alexislms Nuovo collaboratore III in FPGA Intellectual Property 08-09-2022 0 4 | 0 | 4 | ||
0 | 7 |
Modelsim - greybox netlist file da SteveRiley 07-19-2022 0 21 |
Serial Flash Controller II Intel FPGA IP and Nios II connection da HAlex 08-03-2022 0 15 |
Stratix 10 PCI Express Avalon®-MM DMA Reference Design. Interrupt generation. da Volodymir 08-08-2022 0 14 |
Per informazioni più complete sulle ottimizzazioni del compilatore, vedere: Avviso di ottimizzazione.