FPGA

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

52195 Post

Intel® SoC FPGA Embedded Development Suite

Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems

2279 Post

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

80001 Post

Intel® High Level Design

Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

3252 Post

Intel® FPGA Software Installation & Licensing

Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.

5228 Post

Accelerate your distributed workforce with Intel vPro and VMware Workspace ONE

da in

Intel® Arc™ Game On Driver Released for Madden NFL 23* and Saints Row* With Arc Control Support

da in

Chips & Salsa Episode 14: Intel STORM Team: SPEAR

da in

Tutti i blog

Discussioni popolari

Kernel restart issue while trying to read or write from the address space of hps2fpga and lwhps2fpga

0 19

HardSigmoid and Intel FPGA AI suite

0 15

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Per informazioni più complete sulle ottimizzazioni del compilatore, vedere: Avviso di ottimizzazione.

	Can a 1000mbps RGMII TSE communicate with a 100mbps PC? da Zarquin Nuovo collaboratore II in FPGA Intellectual Property 09-24-2023 0 3	0	3
	Interpretation of compiler report da Niko3 Nuovo utente in Programmable Devices 09-24-2023 0 5	0	5
	Questa Simulator not launching in Linux da JorgeA Nuovo utente in Intel® Quartus® Prime Software 09-23-2023 0 0	0	0
	Ethernet without using the Nios II da mac23 Principiante in FPGA, SoC, And CPLD Boards And Kits 09-23-2023 0 6	0	6
	saving the examined data of Max V failed --- in the Intel Quartus Prime lite 22.1 da TN-Notebooks Principiante in Intel® Quartus® Prime Software 09-23-2023 0 13	0	13
	FPGA report fails for matrix transpose da xwuupb Nuovo utente in Intel® High Level Design 09-23-2023 0 17	0	17
	S25FS512SAGNFI011 Nor flash for Arria 10 configuration da cyldz Principiante in Programmable Devices 09-23-2023 0 2	0	2
	Altera USB Blaster (usb-0) da mahi_72931 Nuovo utente in FPGA, SoC, And CPLD Boards And Kits 09-23-2023 0 5	0	5
	Cyclone V 2.5V LVPECL vs LVDS inputs da TonyK Principiante in Programmable Devices 09-22-2023 0 2	0	2
	In-System Memory Content Editor da DaveMM Nuovo utente in FPGA, SoC, And CPLD Boards And Kits 09-22-2023 0 12	0	12
	Quartus SW vulnerability and Quartus upgrade da DaveMM Nuovo utente in Intel® FPGA Software Installation & Licensing 09-22-2023 0 4	0	4
	Platform Designer: HDL blackbox automapping feature erroneous da PZ25 Principiante in Intel® Quartus® Prime Software 09-22-2023 0 1	0	1
	Setting Up a remote FPGA Farm using DSEII with SSH da Pedro_Borges Principiante in Intel® FPGA University Program 09-22-2023 0 5	0	5
	Arria10 reset manager stat register is always 0 da bntl Principiante in Programmable Devices 09-22-2023 0 0	0	0
	Stratix 10 - pin BB17 PCIE_RT_S10_PERSTn da crusher Nuovo utente in Programmable Devices 09-22-2023 0 4	0	4

FPGA

Consulta forum

Programmable Devices

FPGA Intellectual Property

FPGA, SoC, And CPLD Boards And Kits

Intel® FPGA University Program

Application Acceleration With FPGAs

Nios® V/II Embedded Design Suite (EDS)

Intel® SoC FPGA Embedded Development Suite

Intel® Quartus® Prime Software

Intel® High Level Design

Intel® FPGA Software Installation & Licensing

FPGA Wiki

Can a 1000mbps RGMII TSE communicate with a 100mbps PC?

Interpretation of compiler report

Questa Simulator not launching in Linux

Ethernet without using the Nios II

saving the examined data of Max V failed --- in the Intel Quartus Prime lite 22.1

FPGA report fails for matrix transpose

S25FS512SAGNFI011 Nor flash for Arria 10 configuration

Altera USB Blaster (usb-0)

Cyclone V 2.5V LVPECL vs LVDS inputs

In-System Memory Content Editor

Quartus SW vulnerability and Quartus upgrade

Platform Designer: HDL blackbox automapping feature erroneous

Setting Up a remote FPGA Farm using DSEII with SSH

Arria10 reset manager stat register is always 0

Stratix 10 - pin BB17 PCIE_RT_S10_PERSTn

Featured Content

Accelerate your distributed workforce with Intel vPro and VMware Workspace ONE

Intel® Arc™ Game On Driver Released for Madden NFL 23* and Saints Row* With Arc Control Support

Chips & Salsa Episode 14: Intel STORM Team: SPEAR

Kernel restart issue while trying to read or write from the address space of hps2fpga and lwhps2fpga

Failed to start in Programmer

HardSigmoid and Intel FPGA AI suite