Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Icon | Title | Posts | Recent Message Time Column![]() |
---|---|---|---|
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
| 96774 Posts | 08-18-2024 12:37 PM | |
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
| 29462 Posts | 08-16-2024 01:29 PM | |
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
| 27866 Posts | 08-18-2024 01:10 PM | |
Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
| 5014 Posts | 08-16-2024 06:38 AM | |
Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
| 2594 Posts | 08-15-2024 11:59 PM | |
Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
| 53069 Posts | 08-16-2024 06:20 AM | |
Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
| 2645 Posts | 08-15-2024 12:28 PM | |
Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
| 83776 Posts | 08-18-2024 11:19 AM | |
Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
| 3709 Posts | 08-15-2024 01:20 AM | |
Intel® FPGA Software Installation & Licensing
Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.
| 5992 Posts | 08-17-2024 01:34 PM | |
FPGA Wiki
Welcome to the Intel FPGA Wiki
| 364 Posts | 11-03-2022 01:29 PM |
by Ansen1 New User in FPGA, SoC, And CPLD Boards And Kits 08-18-2024 0 0 | 0 | 0 | ||
0 | 0 | |||
0 | 8 | |||
0 | 0 | |||
0 | 0 | |||
by VictorILunga Beginner in Intel® Quartus® Prime Software 08-17-2024 0 12 | 0 | 12 | ||
0 | 0 | |||
0 | 0 | |||
by Amit4 Beginner in Intel® Quartus® Prime Software 08-16-2024 0 4 | 0 | 4 | ||
by Kiebach Novice in FPGA, SoC, And CPLD Boards And Kits 08-16-2024 0 0 | 0 | 0 | ||
0 | 0 | |||
0 | 6 | |||
0 | 7 | |||
by KfirTito Employee in Intel® Quartus® Prime Software 08-16-2024 0 0 | 0 | 0 | ||
by Nefarious19 Beginner in Intel® FPGA University Program 08-16-2024 0 2 | 0 | 2 |
Clock missing from Timing Analyzer - Report Setup Summary by Mikexx 08-13-2024 0 17 |
Programming the Arria 10 GX FPGA Development Kit by BigSid 08-14-2024 0 17 |
Support for ALTERA FLEX 81500AQC240-2 Device by VictorILunga 08-17-2024 0 12 |
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.