Community
cancel
Showing results for 
Search instead for 
Did you mean: 
BPase
Beginner
1,464 Views

CAN Bus in the "Intel® Aero Compute Board Hardware Features and Usage Guide"

The block diagram shows both the CPU and fight controller having CAN connections to the I/O Expander.

The I/O expander lists only two CAN pins (presumably for the CPU).

Are the CAN buses actually connected? or does the flight controller have another way "out"?

70CPU_CAN_H72CPU_CAN_L
0 Kudos
13 Replies
Jose_P_Intel
Employee
157 Views

Hi intel386,

This is an interesting question! I will investigate more about the CAN connections in the I/O Expansion Connector and get back to you as soon as I have some useful information.

I appreciate your patience, have a nice day!

Best Regards,

-Jose P.

BPase
Beginner
157 Views

Jose P.,

Any updates?

Thanks,

Bill

idata
Community Manager
157 Views

Hi Bill,

 

 

I apologize for the late reply, we are still investigating regarding the CAN connections in the I/O Expansion Connector.

 

 

We appreciate your patience, thanks for your understanding.

 

 

Best Regards,

 

-Jose P.
BPase
Beginner
157 Views

Jose P.,

Any updates?

Thanks,

Bill

idata
Community Manager
157 Views

Hello Bill,

 

 

We are still investigating about the CAN connections, sorry for the inconvenience this may cause.

 

 

Thank you for your patience.

 

 

Have a nice day.

 

 

Regards,

 

Andres V.
idata
Community Manager
157 Views

Hi Bill,

We apologize for the late reply.

We are working on improving our documentation. The Pins 70/72 are connected to the can bus controller on the compute board. Also, we have a wiki article on how to use it: https://github.com/intel-aero/meta-intel-aero/wiki/CAN-Controller CAN Controller · intel-aero/meta-intel-aero Wiki · GitHub .

Best Regards,

 

-Jose P.
BPase
Beginner
157 Views

Thanks, but I know all that already. The original question was about the path out from the Flight Controller.

I.e.

"The block diagram shows both the CPU and fight controller having CAN connections to the I/O Expander.

The I/O expander lists only two CAN pins (presumably for the CPU).

Are the CAN buses actually connected? or does the flight controller have another way "out"?"

So, again, are they connected?

Thanks,

Bill

idata
Community Manager
157 Views

Hi Bill,

 

 

I'm sorry if I didn't make myself clear.

 

 

The CAN connections are connected directly to the CPU, we are working on improving this sort of diagrams on the Aero documentation.

 

 

We apologize for any inconvenience that this may cause.

 

 

Best Regards,

 

-Jose P.
BPase
Beginner
157 Views

No Problem.

To Repeat then There is -one- CAN bus in the device used by both processors? COrrect?

idata
Community Manager
157 Views

Hi Bill,

 

 

Yes, there is only one CAN bus (CAN controller + CAN transceiver) but it is connected only to the Atom processor through the SPI interface on bus 1/chip select 0 (SPI1/CS0) and it can be accessed via spidev as /dev/spidev1.0 .

 

 

Have a nice day!

 

 

Best Regards,

 

-Jose P.
BPase
Beginner
157 Views

See!!! That was easy!

Thanks again for taking the time to research this.

It helps,

Bill

idata
Community Manager
157 Views

Hi Bill,

 

 

We are here to help! Please let us know if any questions come up, we will be happy to help.

 

 

Have a great day!

 

 

Best Regards,

 

-Jose P.
Jitendra_S_Intel
Employee
157 Views

See if these links help:

/servlet/JiveServlet/download/453901-164636/Intel_Aero_Compute_Board_Hardware_Feature_Usage_v1.pdf https://communities.intel.com/servlet/JiveServlet/download/453901-164636/Intel_Aero_Compute_Board_Ha...

https://github.com/intel-aero/meta-intel-aero/wiki/CAN-Controller CAN Controller · intel-aero/meta-intel-aero Wiki · GitHub

Per the 2nd link:

The Intel Aero Compute Board includes a http://ww1.microchip.com/downloads/en/DeviceDoc/21801G.pdf MCP2515 CAN controller and http://ww1.microchip.com/downloads/en/DeviceDoc/20005167C.pdf MCP2562 CAN transceiver. The controller is connected to the Atom processor via the SPI interface on bus 1 (SPI1) chip select 0 (CS0). It can be accessed via spidev as /dev/spidev1.0

Reply