Intel® C++ Compiler
Support and discussions for creating C++ code that runs on platforms based on Intel® processors.
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

Optimal Tile Size in Icc

pravinkenator
Beginner
127 Views
Hello, I'm currently using icc version 12.0.4 20110427. I would like to know what is the default tile factor considered by the compiler when performing loop tiling. In the case of gcc (as of gcc 4.6), it is hardcoded as 51 in the params.def. Does icc use any internal heurestics to find the optimal tile size or is it also hardcoded like gcc ?
0 Kudos
1 Reply
TimP
Black Belt
127 Views
I haven't seen icc perform a transformation such as the one which is supposed to happen with the loop-strip-mine option of recent gcc. Do you have an example where that is beneficial with a recent Intel CPU? I might expect your time to be spent better keeping your Intel compiler installation as up to date as your gcc.
Reply