Intel® C++ Compiler
Community support and assistance for creating C++ code that runs on platforms based on Intel® processors.
7956 Discussions

Optimization flags of C++ and Fortran for NASA NPB Benchmarsks

Sangamesh_B_
Beginner
241 Views
Hi,

I'm benchmarking a Dell server, which has 16 Intel XEON cores, using NASA's NAS Parallel Benchmarks.

Following is the output of /proc/cpuinfo.

processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 15
model name : Intel Xeon CPU X7350 @ 2.93GHz
stepping : 11
cpu MHz : 2925.862
cache size : 4096 KB
physical id : 0
siblings : 1
core id : 0
cpu cores : 1
fpu : yes
fpu_exception : yes
cpuid level : 10
wp : yes
flags : fpu tsc msr pae mce cx8 apic mtrr mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm syscall nx lm constant_tsc pni monitor ds_cpl vmx est tm2 cx16 xtpr lahf_lm
bogomips : 7317.10
clflush size : 64
cache_alignment : 64
address sizes : 40 bits physical, 48 bits virtual
power management:

The NASA's NAS Parallel Benchmark programs are available in C++ and Fortran.

I'm using Intel C++/Fortan Compilers, Intel MPI 3.1 and Intel MKL Libraries. All are latest versions.

To get, the optimum benchmark results I need to use optimization flags.

So can some one on the list suggest the C++ and Fortran optimization flags which best suits the above shown hardware.

Thanks for your kind help,
Sangamesh

0 Kudos
0 Replies
Reply