I wonder that do ı have to change the referance clock (for cpld) from sinuse to PWM ?

Intel® FPGA Software Installation & Licensing

Installation and Licensing that’s includes Intel Quartus® Prime software, ModelSim* - Intel FPGA Edition software, Nios® II Embedded Design Suite on Windows or Linux operating systems.

I wonder that do ı have to change the referance clock (for cpld) from sinuse to PWM ?

554 Views

Hi,

According to spı protocol, ı need 100 Mhz SCKI clock frequency. However when the code is runned, PWM signal has an oscillation. (also occured at 25MHz, 50Mhz). The input clock frequency is 100MHz generated by active sinuse osilator.

USED Programable device is EPM570T100C5

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.