Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1080 Discussions

Ask for help with Altera Monitor Program

Altera_Forum
Honored Contributor II
1,202 Views

​hello every body, 

iam working on the tutorial: introduction to altera Qsys tool, and using the 

Altera monitor program with DE0 to download the programm into the board, but 

i obtain these errors after compile and load action: 

 

Possible causes for the SREC verification failure: 

1. Not enough memory in your Nios II system to contain the SREC file. 

2. The locations in your SREC file do not correspond to a memory device. 

3. You may need a properly configured PLL to access the SDRAM or Flash 

memory. 

 

So can any one help me please 

thax
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
224 Views

DE0-Nano, DE0-Nano-SoC, or just DE0? 

In Qsys, how large did you make your on-chip-memory (I believe default is 4096 bytes)? 

Did you use the simple program given in the tutorial, or a more complex one? If you did  

not change the defaults, you will have a small amount of memory to load your program, and it may not fit in memory (Item 1 in the list). 

 

Did you ensure that the base address of your on chip memory is 0x00? If did not lock the on-chip memory to that base address (In Qsys) and then  

selected assign base addresses, the base for the on-chip memory will likely not be 0x00.
Reply