Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Audio Processing in DE1

Altera_Forum
Honored Contributor II
897 Views

Hi, 

 

I want to capture input from the line in input on the board and convert it to digital for processing on FPGA without Nios II.  

The examples on the CD weren't helpful. i2sound example bypasses the line in and mic inputs and directs them to line out.  

I couldn't figure out how to configure the audio codec to capture the analog input and convert it to digital and send it to dac again to play the audio. 

I am assuming that I need to use the slave mode operation. I wonder how I can see the captured input on a register in FPGA.  

Any help will be appreciated!  

 

Thanks in advance
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
51 Views

I don't see a clear preference for master or slave mode, both can work. The i2c_sound demonstration runs the Codec in master mode, but as you said, it's not processing the data or clock at all, just performs an ADC to DAC loopback. 

 

To record or sendout data, you need shift registers, clocked by BCLK and captured/loaded on LRC (frame clock) edges. Unfortunately, no demonstration is provided for this basically simple process.
Altera_Forum
Honored Contributor II
51 Views

Thanks for your kind reply. 

 

So, according to what I understand, my data input to the shift register is going to be AUD_ADCDAT and after I process the signal, I will send the data to AUD_DACDAT bit by bit at every LRC edge. 

 

Is this correct?
Altera_Forum
Honored Contributor II
51 Views

đkm I am VietNam :D

Reply