Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1080 Discussions

DMA's Front and Back Buffer Address Translator

Honored Contributor II

Hi Friends, 


I want to use the "DMA's Front and Back Buffer Address Translator " IP core, but i can't find the description of the register map of it. 

Does anyone have imformation about this? Any help would be greatly appreciated. 


Best Regards.
0 Kudos
0 Replies