Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
1130 Discussions

DMA's Front and Back Buffer Address Translator

Altera_Forum
Honored Contributor II
‎09-02-2016 06:44 AM
867 Views

Hi Friends, 

 

I want to use the "DMA's Front and Back Buffer Address Translator " IP core, but i can't find the description of the register map of it. 

Does anyone have imformation about this? Any help would be greatly appreciated. 

 

Best Regards.
0 Kudos

Link Copied

0 Replies
Reply

For more complete information about compiler optimizations, see our Optimization Notice.