Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1174 Discussions

Ethernet connectivity on DE2

Altera_Forum
Honored Contributor II
‎12-22-2012 06:46 AM
851 Views

Hi, i tried to download the ethernet_core "NET2" from this forum about TCP/IP core for controlling the DM9000A. Unfortunately im having a hard time to understand it. Does the control of ethernet using DM9000A need to use both verilog HDL coded in quartus and also C code in nios II EDS ? 

 

The link for the file 

 

http://www.mediafire.com/?o9k58t93qbd5oai
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-23-2012 10:33 AM
178 Views

Hi im trying to understand the code, what is the host side in this context, i attached a picture with this...

Preview file
64 KB
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.