Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1082 Discussions

Ethernet connectivity on DE2

Altera_Forum
Honored Contributor II
755 Views

Hi, i tried to download the ethernet_core "NET2" from this forum about TCP/IP core for controlling the DM9000A. Unfortunately im having a hard time to understand it. Does the control of ethernet using DM9000A need to use both verilog HDL coded in quartus and also C code in nios II EDS ? 

 

The link for the file 

 

http://www.mediafire.com/?o9k58t93qbd5oai
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
82 Views

Hi im trying to understand the code, what is the host side in this context, i attached a picture with this...

Reply