Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1049 Discussions

How i can find maximum write cycle time interval for MAX10 M9K memory ?

sab040887
Beginner
436 Views

I am trying to write data in MAX10 fpga (RAM) through controller.

0 Kudos
3 Replies
SreekumarR_G_Intel
76 Views

Hello there ,

Apologize for delay in response ,

I agree with your concern and I tried to look at I didnt find the twc value mentioned in the datsheet or userguide.

but can we do the design and using the time quest do the timing analysis to make latch flop at the memory match clock is given.

Also would it possible to do the gate level simulation to see the timing and any data contention ?

 

 

 

Thank you ,

 

Regards,

Sree

sab040887
Beginner
76 Views

Hello Sree,

 

Thank you for response. No problem, I would find out twc with simulation.

Suggestion - It would be good if it is includes in datsheet or userguide.

 

Thank you🙂

 

Regards,

Subodh

SreekumarR_G_Intel
76 Views

Hello Sudodh ,

Sure ..I will let the internal team know about this and make sure we are not missing anything.

Thank you again for understanding the situation :)

Regards,

Sree

Reply